

# Article AERO: A 1.28 MOP/s/LUT Reconfigurable Inference Processor for Recurrent Neural Networks in a Resource-Limited FPGA

Jinwon Kim<sup>1</sup>, Jiho Kim<sup>1</sup>, and Tae-Hwan Kim<sup>1</sup>

- <sup>1</sup> School of Electronics and Information Engineering, Korea Aerospace University; taehwan.kim@kau.ac.kr
- \* Correspondence: taehwan.kim@kau.ac.kr
- + Current address: Korea Aerospace University, 76, Hanggongdaehak-ro, Deogyang-gu, Goyang-si, Gyeonggi-do, Republic of Korea
- 1 Abstract: This study presents A resource-efficient rEconfigurable inference processor for Recurrent
- <sup>2</sup> neural netwOrks (RNN), named AERO. AERO is programmable to perform the inference of the
- <sup>3</sup> RNN models of various types. It is designed based on the instruction-set architecture specializing
- in processing the primitive vector operations composing the dataflows of the RNN models. A
- versatile vector-processing unit (VPU) is incorporated to perform every vector operation achieving
- a high resource efficiency. Aiming at a low resource usage, the multiplication in VPU is carried
- out on the basis of an approximation scheme. In addition, the activation functions are realized
- \* with the reduced tables. A prototype inference system is developed based on AERO using a
- resource-limited FPGA, under which the functionality of AERO is verified elaborately for the
- <sup>10</sup> inference tasks based on several RNN models of different types. The resource efficiency of AERO
- is as high as 1.28 MOP/s/LUT, which is 1.3 times higher than the previous state-of-the-art result.

Keywords: accelerator architectures; field programmable gate arrays; microarchitecture; neural
 network hardware; recurrent neural networks

# 14 1. Introduction

25

26

27

28

29

30

31

32

33

34

35

36

37

Recurrent neural networks (RNN) are a class of artificial neural networks whose 15 dataflows have feedback connections. Such recurrent dataflows enable the inference to 16 be performed in a stateful manner that is based on not only the current but also past 17 inputs, thereby recognizing the temporal characteristics [1]. Because of this feature, the 18 RNN inference is employed in diverse applications that require handling of sequential 19 or time-series data, such as in language modeling [2], sequence classification [3], and 20 handwriting recognition [4]. However, the computational workload involved in the 21 RNN inference is intractably high for the practical models. Hence, a dedicated hardware 22 to accelerate the inference process is necessary, and its efficiency is of importance when 23 implemented using resource-limited FPGAs. 24

There are several previous studies regarding the design and implementation of efficient RNN inference processors using FPGAs. Most of the previous RNN inference processors were designed to support only one type of the models: some of them can perform the RNN inference based only on the long short-term memory (LSTM) [5] as LSTM is generally beneficial to achieve a good inference performance in particular for the tasks relying on the long-term dependencies [6–11]; others employed the gated-recurrent unit (GRU) [12] to achieve more efficient architectures [13,14]; an efficient processor to accelerate the training of the vanilla-RNN-based language model was presented in [15]. An FFT-based compression technique for the RNN models and a systematic design framework based on this technique were proposed in [10,16]. A GRU inference system was developed by integrating dedicated matrix compute units [13]. An efficient architecture to perform the GRU inference is presented in [18]

Citation: Kim, Jinwon; Kim, Jiho; Kim, Tae-Hwan Title. *Journal Not* Specified 2021, 1, 0. https://doi.org/

Received: Accepted: Published:

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Copyright:** © 2021 by the authors. Submitted to *Journal Not Specified* for possible open access publication under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/). was designed to perform the inference based on LSTM as well as convolutional neural

<sup>39</sup> networks. As the multiplications are compute-intensive kernels involved in the RNN

<sup>40</sup> inference, a previous work tried to approximate them based on the technique motivated

by the stochastic computing [7].

This study presents an efficient RNN inference processor named AERO. AERO is an 42 instruction-set processor that can be programmed to perform the RNN inference based on the models of various types, where its instruction-set architecture (ISA) is formulated 44 to efficiently perform the common primitive vector operations composing the dataflows 45 of the models. AERO is designed by incorporating a versatile vector-processing unit 46 (VPU) and utilizing it to perform every vector operation consistently, achieving a high 47 resource efficiency. To reduce the resource usage, the multiplications are carried out 48 approximately without affecting the inference results noticeably, and the number of the 49 tables in the activation coefficient unit (ACU) is reduced by exploiting the mathematical 50 relation between the activation functions. The functionality of AERO is verified for 51 the inference tasks based on several different RNN models under a fully integrated 52 prototype inference system developed using Intel® Cyclone®-V FPGA. The resource 53 usage to implement AERO is 18K LUTs and the inference speed is 23 GOP/s, showing the resource efficiency of 1.28 MOP/s/LUT. 68

The rest of the paper is organized as follows. Section 2 analyzes the dataflows of the RNN models of various types. Section 3 describes the ISA and microarchitecture of AERO in detail. Section 4 presents the implementation results and provides the evaluation in comparison to the previous results. Section 5 draws the conclusion.

#### 60 2. Dataflow of RNN Inference

The RNN models have the recurrent dataflows formed by the feedback connections such that the inference can be performed based on the states affected by the past input ef-62 fectively. Figure 1 illustrates the dataflow of the traditional vanilla RNN model [19] along with those of the advanced variants [5,12]. The elementwise multiplication of the vectors 64 **a** and **b** is represented by  $\mathbf{a}$ .  $\times$  **b**. Each model contains one or more fully-connected 65 layers followed by non-linear activation functions, which regulate the propagation of the 66 information from the current input and state to the next state. Although the dataflows of the models are dissimilar to each other, they can be described by a few common primitive vector operations such as matrix-vector multiply-accumulate (MAC), elementwise MAC, 69 and activation functions. 70

The RNN models are different from each other with respect to the computational workload and achievable inference performance. Table 1 illustrates the workload and inference performance of the three RNN models of different types designed targeting the sequential MNIST tasks [20] through different steps. In the sequential MNIST tasks, an image is segmented by the number of the steps and each segment is inputted to the models for each step as described in [20].<sup>1</sup> In estimating the workload, the addition and multiplication have been counted by one OP and two OPs, respectively.

The trade-off in between the workload and inference performance can be found in
Table 1. Since there is no singular model type which always outperforms others in terms
of both workload and performance, the model design, including the selection of its type,
needs to be carefully done subject to the application-specific objectives and constraints.
For example, LSTM is more favorable to achieve a superior inference performance than

the vanilla RNN or GRU. However, the vanilla RNN or GRU might be efficient owing

to the low workload when applied to some tasks that do not rely on the long-term

dependencies (e.g., the sequential MNIST task through 16 steps in Table 1). This is the
motivation for AERO to support the reconfigurability for the models of various types.

**3. Proposed Processor: AERO** 

<sup>&</sup>lt;sup>1</sup> The images in the original dataset have been resized to  $32 \times 32$  for the purpose of the convenient segmentation.



**Figure 1.** Dataflow graphs of the RNN models, where **x**, **h**, and **c** represent the input activation, hidden state, and cell state vectors, respectively, **W** and **b** represent the weight matrix and bias, respectively. The subscripts are used to distinguish the gates.

Number of steps	RNN model type	Workload (KOP/step)	Accuracy (%)		
	Vanilla RNN	73	98.11		
16	GRU	222	98.83		
	LSTM	296	98.86		
	Vanilla RNN	70	97.14		
32	GRU	218	98.80		
	LSTM	292	98.84		
	Vanilla RNN	66	73.98		
64	GRU	210	98.19		
	LSTM	288	98.47		

**Table 1.** Workload and achievable accuracy of the RNN models for the sequential MNIST tasks, where the state size of the models is 128.

## 88 3.1. RNN-Specific Instruction-Set Architecture

The ISA of AERO is formulated with the objective of efficiently performing primitive vector operations that compose the dataflows of the RNN models. The ISA defines a special data type known as the vector, which is the basic unit of the dataflow processing in AERO. Each vector is composed of P *w*-bit elements and stored in a memory. Several memories store the vectors, namely, activation memory (AM), weight memory (WM), and bias memory (BM), which are appropriately named to express their purposes and addressable by *w* bit. The instruction memory (IM) stores the program, which is an

- <sup>96</sup> instruction list to describe a certain dataflow. The ISA has sixteen pointer registers
- 97 storing the addresses for the memory accesses, and their roles are summarized in Table
- 98 2.

Register	Alias	Role
RO	DST	Destination address in AM
R1	SRCO	First source address in AM
R2	SRC1	Second source address in AM
R3–R7	-	Placeholders
R8	BIAS	Bias address in BM
R9	WEIGHT	Weight address in WM
R10	DST_BOUND	Bound of the destination address
R11	SRCO_BOUND	Bound of the first source address
R12-R15	-	Placeholders

Table 2. Pointer registers in AERO.

The ISA supports only a few kinds of instructions, some of which can be used for the 99 vector processing while others for the pointer handling. Table 3 describes the behaviors 1 00 of the supported instructions. The inner product of the two vectors **a** and **b** is represented 1 01 by  $\mathbf{a} \circ \mathbf{b}$ . The bitwise shift, or, and inversion operators are represented by  $\ll$ , |, and ~, 1 0 2 respectively. SignExt( $\cdot$ ) and ZeroExt( $\cdot$ ) extend the signed and unsigned input operands, 103 respectively. MVMA, EMAC, and ENOF belong to the vector-processing instructions 1 04 and have such complex behaviors that realize the primitive vector operations composing 1 0 5 the dataflows through several microoperations, as described in Table 3. Furthermore, 106 they directly use the vector operands stored in the memories according to the register-107 indirect addressing. The ISA provides a simple programming model such that each 108 vector-processing instruction corresponds directly to each primitive vector operation, 109 reducing the instruction count involved to describe a dataflow. CSL, SHL, ACC, and 110 SAC belong to the pointer-handling instructions. They provide the simple arithmetic and 111 logical operations for efficiently handling the addresses stored in the pointer registers.

113 3.2. *Microarchitecture* 

#### 3.2.1. Processing pipeline

AERO is designed based on the proposed RNN-specific ISA with P = 64 and 115 w = 16. Figure 2 shows the processing pipeline, which is composed of seven stages. In 116 Stage 1, an instruction is fetched from IM. In Stage 2, the control signals are generated 117 by decoding the fetched instruction; the pointers are read for the subsequent memory 118 accesses and possibly updated. In Stage 3, the vector operands are read from one or 119 more memories by the addresses provided by the pointers; ACU finds the coefficients 120 for evaluating the activation functions. In Stages 4–6, VPU processes the vector operands 1 21 served from the preceding stage. In Stage 7, the resulting vector from VPU is written to 122 the memory (AM). The processing throughput of AERO is basically one vector per cycle. 123 If multiple vector operations are involved in a single vector-processing instruction, it 124 125 may take multiple cycles to execute the instruction. For example, it takes (DST\_BOUND -DST) (SRC0\_BOUND - SRC0) / 64 cycles to execute a single MVMA instruction. 126

AERO incorporates a versatile VPU to perform every kind of vector operation. As the dataflow analysis in Section 2 implies, the primitive vector operations that are necessarily supported by AERO are the matrix-vector multiplication, elementwise MAC, and activation functions. VPU either performs the elementwise MAC or computes inner product of the vectors. The matrix-vector multiplication is performed by VPU computing the inner products iteratively with the vectors. The activation functions are evaluated by employing a linear spline, for which the elementwise MAC is also

Instruction	Function	Behavior	Format
MVMA	Matrix-vector MAC	$ \begin{array}{l} base \leftarrow \texttt{SRCO} \\ \textbf{while } \texttt{DST} < \texttt{DST}\_\texttt{BOUND } \textbf{do} \\ bias \leftarrow \texttt{BM}[\texttt{BIAS}] \\ \textbf{while } \texttt{SRCO} < \texttt{SRCO}\_\texttt{BOUND } \textbf{do} \\ \textbf{in0} \leftarrow \texttt{AM}[\texttt{SRCO}] \\ \textbf{in1} \leftarrow \texttt{WM}[\texttt{WEIGHT}] \\ \texttt{AM}[\texttt{DST}] \leftarrow \textbf{in0} \circ \textbf{in1} + bias \\ \texttt{SRCO} \leftarrow \texttt{SRCO} + P \\ \texttt{WEIGHT} \leftarrow \texttt{WEIGHT} + P \\ \textbf{end while} \\ \texttt{BIAS} \leftarrow \texttt{BIAS} + 1 \\ \texttt{DST} \leftarrow \texttt{DST} + 1 \\ \texttt{SRCO} \leftarrow base \\ \textbf{end while} \\ \end{array} $	14 65430 Reserved 0 000
EMAC.acc.inv	Elementwise MAC, where <i>acc</i> indicates that the result is accumulated and <i>inv</i> indicates the bitwise inversion of the first operand.	$\label{eq:stable} \begin{array}{l} \textbf{while } \texttt{DST} < \texttt{DST}\_\texttt{BOUND } \textbf{do} \\ \textbf{in0} \leftarrow \textit{inv} ? \sim \texttt{AM}[\texttt{SRC0}] : \texttt{AM}[\texttt{SRC0}] \\ \textbf{in1} \leftarrow \texttt{AM}[\texttt{SRC1}] \\ \textbf{in2} \leftarrow \textit{acc} ? \texttt{AM}[\texttt{DST}] : \textbf{0} \\ \texttt{AM}[\texttt{DST}] \leftarrow \textbf{in0}. \times \textbf{in1} + \textbf{in2} \\ \texttt{DST} \leftarrow \texttt{DST} + P \\ \texttt{SRC0} \leftarrow \texttt{SRC0} + P \\ \texttt{SRC1} \leftarrow \texttt{SRC1} + P \\ \textbf{end while} \end{array}$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
ENOF. <i>type</i>	Elementwise non-linear function, where <i>type</i> indicates the function type.	while DST $<$ DST_BOUND do $AM[DST] \leftarrow$ function values of $AM[SRC0]$ $DST \leftarrow DST + P$ $SRC0 \leftarrow SRC0 + P$ end while	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
CSL Ra, imm8	Constant load, where $a \in \{0, 1, \dots, 15\}$ and <i>imm</i> 8 is given by the 8-bit immediate constant.	$\mathbb{R}a \leftarrow \operatorname{ZeroExt}(imm8)$	$\begin{bmatrix} 14 & 11 & 10 & 3 & 2 & 0 \\ \hline a & imm8 & 100 \end{bmatrix}$
SHL Ra, imm8	Shift and load, where $a \in \{0, 1, \dots, 15\}$ and <i>imm</i> 8 is given by the 8-bit immediate constant.	$\mathtt{R}a \leftarrow (\mathtt{R}a \ll 8)   \mathrm{ZeroExt}(imm8)$	14         11         10         3         2         0           a         imm8         101
ACC Ra, Rb, imm4	Accumulate, where $a, b \in \{0, 1, \dots 15\}$ and <i>imm</i> 4 is given by the 4-bit immediate constant.	$\mathtt{R}a \leftarrow \mathtt{R}b + \mathrm{SignExt}(imm4)$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
SAC Ra, Rb, imm4	Shift and accumulate, where $a, b \in \{0, 1, \dots 15\}$ and <i>imm</i> 4 is given by the 4-bit immediate constant.	$\mathbf{R}a \leftarrow \mathbf{R}b + (\mathrm{SignExt}(imm4) \ll \log_2 P)$	14         11         10         7         6         3         2         0           a         b         imm4         111<

 Table 3. Instructions in AERO.

performed by VPU. By utilizing the VPU in this manner to efficiently perform every 1 34 kind of vector operation, AERO may achieve a high resource efficiency. In contrast, 1 35 many of the previous RNN inference processors including those presented in [6-8] were 136 designed based on the architecture that incorporates multiple different processing units, 1 37 each of which can perform a certain vector operation only. This might be inefficient in 1 38 terms of the resource efficiency because some of the processing units sometimes may 1 39 not perform any operations inevitably due to the data dependency imposed inherently 140 by the dataflows. 141

<sup>142</sup> 3.2.2. Vector processing unit based on the approximate multipliers

VPU is designed to achieve a low resource usage. Figure 3 shows the microarchitecture of VPU, in which the two highlighted datapaths are the ones through which the vector operations (elementwise MAC and inner product computation) are performed.



Figure 2. Processing pipeline of AERO, where CMP represents a comparator.



Figure 3. Microarchitecture of the vector processing unit.

It is noteworthy that the microarchitecture is designed to allow the two paths to share
several components, more specifically, the multipliers and adders in the first two stages,
in order to reduce the resource usage. The summation unit in the third stage computes
the sum of the 33 inputs based on the Wallace tree, whereby the accumulation involved
in computing the inner product is carried out.

Each multiplier in the first stage of VPU carries out the multiplication of the 16-bit two's complement operands on the basis of an approximation scheme. A 16-bit two's complement operand, which is denoted by x, can be truncated to x[7:0] without any loss



**Figure 4.** Distributions of the multiplier operands in the RNN inference for the sequential MNIST task through 16 steps based on (a) GRU, (b) LSTM, (c) peephole LSTM [21], and (d) bidirectional LSTM models [22], whose state sizes are 64, 96, 64, and 64, respectively.

Case <sup>a</sup>	Product	Example			
r is trupcatable	$x[7, 0] \times x[15, 0]$	x = 0xFF80, $y = 0$ xABCD			
	$x[7.0] \times y[15.0]$	$\rightarrow xy = 0x80 \times 0xABCD$			
x is not truncatable and $y$ is truncatable	$r[15 \cdot 0] \times u[7 \cdot 0]$	$x = 0 \ge 1234, y = 0 \ge 007D$			
x is not truncatable and y is truncatable.	$x[15.0] \times y[7.0]$	$\rightarrow xy = 0x1234 \times 0x7D$			
Neither x por u is truncatable and $x^{[7]}$ is on	$r[15 \cdot 0] \times u[15 \cdot 8] \ll 8$	x = 0x12F4, y = 0x0BCD			
Therefore $x$ first $y$ is truncatable and $x[7]$ is on.	$x[15.0] \times y[15.0] \ll 0$	$\rightarrow xy \approx 0 \mathrm{x} 12 \mathrm{F4} \times 0 \mathrm{x} 0 \mathrm{B} \ll 8$			
Neither x por u is truncatable and $x^{[7]}$ is off	$r[15 \cdot 8] \times u[15 \cdot 0] \ll 8$	x = 0xAB12, $y = 0$ xABCD			
[1] = [1]	$\left  \begin{array}{c} x_{1} \vdots \vdots \vdots \vdots \\ y_{1} \vdots \vdots \vdots \\ y_{1} \vdots \vdots \\ y_{1} \vdots \vdots \\ y_{1} \vdots \vdots \\ y_{1} \vdots \\ $	$\rightarrow xy \approx 0xAB \times 0xABCD \ll 8$			

Table 4. Multiplication approximation scheme.

<sup>a</sup> A 16-bit two's complement number p[15:0] is truncatable to p[7:0] if p[15:7] has the pattern of all zeros or ones.

if x[15:7] has the pattern of all zeros or ones. Here, x[i:j] stands for the sub bit-vector 1 54 of x ranging from the *i*-th to the *j*-th bit. Exploiting such *truncatability*, the proposed 155 scheme carries out the 16-bit  $\times$  8-bit exact multiplication to obtain the approximate 156 result of the 16-bit  $\times$  16-bit multiplication, as described in Table 4, and the multiplier 157 design based on the proposed scheme is shown in Figure 3. The prefix 0x of the number 158 literals stands for the hexadecimal representation. The proposed scheme reduces the 159 resource usage considerably because it entails only half number of the partial products 160 compared to that for the exact multiplication, considering that the number of the partial 161 products of *a*-bit  $\times$  *b*-bit is in  $\mathcal{O}(ab)$ . 162

The proposed approximation scheme does not affect the inference results noticeably. The cases that make an operand truncatable in the proposed scheme corresponds that the operands have the values near zero since the operand is represented by the two's complement format. These cases are probable in practice. Figure 4 illustrates the practical

- operand distributions aggregated while performing the RNN inference for the sequential 167 MNIST task, in which we can find that most of the operands have the values near zero. The probability of the first two cases in Table 4, for which no approximation error will 1 6 9 be brought about by producing the exact multiplication results, is at least 0.49 in every 170 model used to obtain the results in Figure 4. This is much higher than the probability 171 calculated assuming the uniform distribution,  $1 - (1 - 2 \cdot (1/2)^9) \cdot (1 - 2 \cdot (1/2)^9) \approx$ 172 0.008. In other cases, the multiplication is performed in a way not to take account the 173 partial products related with the insignificant bits of the operands, as described in Table 174 4, and the inference results are not thus affected significantly. In the sequential MNIST 175 task to obtain the results in Figure 4, the accuracy loss caused by the approximation is 176 below 0.7%. 177
- <sup>178</sup> Followed some additional remarks that are worth noting:
- The truncation is performed by dropping the upper eight bits of an operand in the proposed multiplication approximation scheme. It is notable that the truncation is performed in a consistent manner without regard to the RNN models and thus can be fulfilled by a simple logic circuitry picking the sub bit-vector at the fixed position as shown in Figure 3.
- A different truncation size might be considered in applying the proposed multi-184 plication approximation scheme. When the truncation size is  $\tau$ , 16-bit  $\times$  16-bit 18 multiplication is carried out by the 16-bit  $\times$  (16 –  $\tau$ )-bit multiplier by dropping 186 out the upper  $\tau$  bits in one of the multiplication operands. With a larger  $\tau$ , the multiplier becomes simpler so that its resource usage can become less. However, 188 this may affect the inference results more severely because the probability that both 1 89 of the two operands are not truncatable, which correspond to the last two cases in 1 90 Table 4 brining about about approximation errors, may become larger.  $\tau$  has been determined to 8 so that the proposed multiplication approximation scheme does 192 not noticeable effect on the inference results, which have been validated elaborately 193 based on the experimental results. 1 94
- The proposed scheme exploits the truncatability of the multiplication operands, which is highly probable in the inference based on the RNN models (e.g. vanilla
- <sup>197</sup> RNN, GRU, LSTM) that are already trained. Therefore, it does not entail any training
- issues necessarily addressed by a special methodology such as the retraining [6]. It
- does not require any model modifications, either.

### <sup>200</sup> 3.2.3. Activation coefficient unit based on the reduced tables

The non-linear activation functions are evaluated by employing a linear spline. The sigmoid function of *x*, which is denoted by  $\sigma_g(x) \triangleq 1/(1 + e^{-x})$ , is evaluated by

$$\alpha(x) \cdot (x - \kappa(x)) + \beta(x), \tag{1}$$

where  $\kappa(x)$  represents the knot which is the left end of the segment belonging to x and  $\alpha(x)$  and  $\beta(x)$  represent the coefficients corresponding to the slope and offset of the segment, respectively. x is represented by a 16-bit two's complement number and  $\kappa(x)$ is determined as x[15:12], so that  $x - \kappa(x)$  is simplified to x[11:0]. ACU finds  $\alpha(x)$ and  $\beta(x)$  by looking up the tables storing the pre-computed slopes and offsets with the index given by  $\kappa(x)$  for the subsequent MAC operation to be performed by VPU.

Another activation function, hyperbolic tangent function, has to be supported additionally in order to process the dataflows of the models of various types. Furthermore, such a coefficient lookup is executed for every element composing a vector in parallel; for this purpose, there need as many tables as the number of the elements in a vector. Therefore, the resource usage involved to implement ACU is not negligibly small.

ACU is designed to have no additional tables storing the coefficients for the hyperbolic tangent function; it finds the coefficients for the hyperbolic function by modifying those for the sigmoid function based on the mathematical relation between the functions.



Figure 5. Microarchitecture of the activation coefficient unit.

Let us denote the hyperbolic tangent function of *x* by  $\sigma_t(x) \triangleq (e^{2x} - 1)/(e^{2x} + 1)$ . Since  $\sigma_t(x)$  is equal to  $2\sigma_g(2x) - 1$ , it can be evaluated using (1) by

$$2\alpha(2x) \cdot (2x - \kappa(2x)) + 2\beta(2x) - 1.$$
(2)

Here,  $\alpha(2x)$  and  $\beta(2x)$  can be obtained by looking up the tables for the sigmoid function with the index determined considering the saturation as follows:

where the prefix 0b of the number literals stands for the binary representation. Figure 212 5 shows the microarchitecture of ACU. It should be remarked that  $2\beta(2x) - 1$ , which is the offset in evaluating  $\sigma_t(x)$ , is realized by the simple logical operation as shown in 214 Figure 5 since  $0 \le \beta(2x) < 1$ . When compared with the straightforward architectures 215 including those presented in [6–10,16,17,23], which were designed without exploiting 216 such mathematical relation between the functions, the number of the tables for the 217 proposed scheme can be reduced by as much as half due to its shared usage of the tables. 218 This leads to the reduction of the logic resource usage for ACU by 29% in terms of the 219 LUT count in ACU implementation results. 220

#### 221 3.3. Prototype inference system

A prototype RNN inference system is developed to verify the functionality of AERO 222 using an FPGA. Figure 6 describes the overall architecture of the inference system into 223 which all the essential components including the MCU are integrated. The memories 224 that are associated directly with AERO, i.e. AM, WM, BM, and IM, are designed by 225 instantiating BRAMs. The bandwidths provided by WM and AM required to avoid 226 stalling the pipeline of AERO are  $64 \times 16$  bits/cycle and  $64 \times 16 \times 4$  bits/cycle, respectively. 227 To realize such high bandwidths, WM and AM have been built based on the multi-bank 228 structures of the BRAM instances; specifically, AM has been designed by incorporating 229 the access router that is capable of routing the data transfers dynamically from/to the 230 internal dual-port BRAM instances organized based on the multi-bank structure. 2 31 The inference procedure is actualized using the components in the system according 232

as illustrated in Figure 7. MCU preloads the dataflow description program, which has



Figure 6. Overall architecture of the prototype inference system.



Figure 7. Overall inference procedure for *N* steps in the prototype inference system.

been created based on the ISA of AERO, into IM, the weight matrices and bias vectors
into WM and BM, respectively. MCU and AERO run in a lock-step manner for each step
as illustrated in the figure; MCU feeds the input activation vector to AERO by loading it
to AM, and AERO runs the inference. They can work in parallel since the part of AM that
stores the input activation vector is designed to support the double-buffering scheme.
Finally, the inference results are demonstrated via the parallel IO and VGA subsystem.

### 240 4. Results and Evaluation

The prototype RNN inference system based on AERO has been synthesized by using Intel® Quartus® Prime v20.1 targeting Intel® Cyclone®-V FPGA (5CSXFC6D6). The entire system has been successfully fitted in such a resource-limited FPGA device, utilizing the resource usage of 27K LUTs, 2653Kbit BRAMs, and 68 DSPs. The resource usage of AERO is just 18K LUTs, 1620Kbit BRAMs, and 64 DSPs, where the BRAMs have been used to implement AM, WM, BM, and IM. Here, the LUT count has been estimated to be the ALUT [24] count in the target device, according as suggested by the guideline

DNN model type	Vanilla PNN	GRU	LSTM	GRU	LSTM	<b>Bi-directional</b>	Peephole	Bi-directional
KINN model type						LSTM [22]	LSTM [21]	LSTM [22]
Number of steps	16	16	16	32	32	32	64	64
State size	128	128	128	96	96	96	128	128
Workload (KOP/step)	73.73	222.34	295.81	111.46	148.13	296.26	172.93	444.16
Processing latency	3.24	9.70	12.03	1.88	6 50	13.00	7.60	19.47
$(\mu s/step)$	5.24	9.70	12.75	4.00	0.00	10.00	7.00	17.47
Inference accuracy (%)	97.32	97.91	98.47	97.36	97.59	98.00	97.88	97.94
Normalized resource usage	0.06	0.17	0.23	0.09	0.12	0.23	0.14	0.35
(LUT/step/s)	0.00	0.17	0.23	0.09	0.12	0.25	0.14	0.00
Normalized energy consumption	0.45	1 34	1 79	0.67	0.90	1.80	1.05	2 69
$(\mu J/step)$	0.45	1.54	1.77	0.07	0.90	1.00	1.00	2.09

Table 5. Performance of AERO for the various RNN models targeting the sequential MNIST tasks [20].



Figure 8. Verification environment setup for the sequential MNIST tasks.

in [25]. The maximum operating frequency of the system is estimated to be 120 MHz
under the slow model with a 1.1 V supply at 85°C, at which the peak inference speed is
as high as 23 GOP/s and the average power consumption is 138.3 mW.

The functionality of AERO has been verified successfully by programming it to 251 perform the inference tasks based on the various RNN models listed in Tables 5 and 6 for 252 the sequential MNIST tasks through different steps [20] and word-level Penn Treebank 253 task [26]. The inference performance (i.e. the inference accuracy in the sequential MNIST 254 task and the perplexity in the Penn Treebank task) has been obtained for the fixed-point 255 models associated with the proposed multiplication approximation (in Section 3.2.2) and 256 table reduction schemes (in Section 3.2.3). The verification environment setup is shown 257 in Figure 8.<sup>2</sup> 258

AERO exhibits the scalability in the normalized resource usage as well as normalized energy consumption to achieve a certain inference performance, providing the reconfigurability. In Tables 5 and 6, the normalized resource usage has been estimated

<sup>&</sup>lt;sup>2</sup> The demonstration video is accessible via https://youtu.be/nmy8K1bRgII.

RNN model type	LSTM	Bidirectional GRU [22]	GRU
State size	64	64	128
Workload (KOP/step)	98.75	148.61	222.34
Processing latency ( $\mu$ s/step)	4.33	6.50	9.70
Perplexity per word	120.86	116.9	108.94
Norm. resource usage (LUT/step/s)	0.08	0.12	0.17
Norm. energy consumption ( $\mu$ J/step)	0.60	0.90	1.34

**Table 6.** Performance of AERO for the various RNN models targeting the word-level Penn Treebank task [26].

by the usage of the logic resource to achieve the unit inference speed. The normalized energy consumption has been estimated by the energy consumed per each step in the inference. These metrics are directly related with the latency taken to process the workload of the models. AERO can achieve a superior inference performance by being configured to run the inference based on a complex model; or else, can become more efficient in the resource usage and energy consumption by being configured to run the inference based on a simple model.

The implementation results of AERO are compared with the previous results in 269 Table 7. The previous state-of-the-art RNN inference processors implemented using 270 FPGA devices have been selected for the fair comparisons. Here, the resource efficiency 271 is defined so that the comparisons can be conducted in such a model-neutral way as 272 in the previous study [27]. AERO shows a relatively low resource usage as against 273 the other previous processors. However, its inference speed is not that low, leading 274 to a high resource efficiency. Some previous RNN inference processors [6,10,11,17] 275 show very high inference speed effectively by exploiting the model sparsity; however, 276 such a high inference speed is not guaranteed theoretically subject to meet a certain 277 degree of the inference performance even with a special retraining process. The resource 278 efficiency of AERO is 1.3 times higher than the previous best result. This is contributed 279 by its microarchitecture utilizes the VPU in an efficient manner to perform every vector 280 operation; furthermore, its major building blocks, VPU and ACU, have been designed 2 81 based on the novel schemes to reduce the resource usage. More importantly, AERO 282 supports the reconfigurability to perform the inference based on the RNN models of 283 various types, and this is verified elaborately under the prototype system developed 2.84 to perform the practical inference tasks. To the best of our knowledge, AERO is the 285 first RNN inference processor that has been proven to provide the reconfigurability 286 supporting various model types. The energy efficiency of AERO is higher than the 287 previous results in the table. This may be owed to the low-power characteristic of the 288 cost-effective FPGA device used in this work; however, it should be noted that such 289 FPGA device usually has a tight limitation of the available resource, to which AERO has 290 been successfully fitted and shows a high inference speed. 2 91

Even though AERO has been implemented based on the single processing core 292 based on the architecture presented in the previous section, it may achieve a higher 293 inference speed while maintaining the resource efficiency with more processing cores 2 94 integrated. The primitive vector operations in the RNN models of various types (i.e. 295 matrix-vector MAC, elementwise MAC, and elementwise activation) can be decomposed 296 into multiple vector operations of a smaller size. If the decomposed operations are 297 performed in parallel by multiple processing cores which share a dataflow description 298 program, the inference speed can be increased by a factor of the number of the processing 299 cores. It is notable that such parallel processing by multiple cores does not entail any 300 aggregation overhead so that the resource efficiency can be maintained. Further studies 301 may be followed to achieve a high inference speed by materializing such architecture. 302

[13]	Stratix®-V	N.A.	No	(only GRU)	126.70	FP	592.0 d	4000	256	N.A.	0.21	N.A.	
[11]	Arria®-10	GX1150	No	(only LSTM)	304.1	FxP-16	578.0 <sup>d</sup>	48760	1518	N.A.	0.52	15.92	
[10] <sup>a</sup>	Virtex®-7	XC7VX690T	No	(only LSTM)	131.1	FxP-16	504.4	34768	2675	199.7	0.26	5.96	
[6]	Virtex®-7	XC7VX485T	No	(only LSTM)	7.26	FP	198.3	38592	1176	182.6	0.04	0.37	
[8]	Zynq®-7000	XC7Z020	No	(only LSTM)	0.29 <sup>b</sup>	FxP-16	7.6	576	50	12.9	0.04	0.15	
[2]	Zynq®-7000	XC7Z030	No	(only LSTM)	8.08	FxP-8	23.0	6480	0	28.4	0.35	6.79	
[9]	Kintex®- UltraScale	XCKU060	No	(only LSTM)	282.2	FxP-12	293.9	34092	1504	453.1	0.96	6.88	
AERO	Cyclone®-V	5CSXFC6D6	Yes		23.0	FxP-16	18.0	1620 <sup>e</sup>	64	10.1	1.28	29.08 (166.31) <sup>f</sup>	8 in [10].
rocessor	Name	Part number	igurability	0	d (GOP/s)	on <sup>c</sup>	LUT (K)	BRAM (Kbit)	DSP	FF (K)	(MOP/s/LUT)	cy (GOP/J)	s to C-LSTM FFT
Inference p	FPGA device		Model reconfi		Inference spee	Precisi		D	Nesource usage		Resource efficiency	Energy efficien	<sup>a</sup> This correspond:

Table 7. Implementation results of the FPGA-based RNN inference processors.

<sup>b</sup> The inference speed in terms of GOP/s is not presented in [8] and estimated in [7] for the comparison. This result has been excerpted here for the same purpose.  $^{\circ}$  FxP-*n* stands for the precision achievable by the *n*-bit fixed-point numbers and FP stands for that achievable by the floating-point numbers.

<sup>d</sup> Because no direct results of the LUT counts are not found in [11,13], the LUT counts have been estimated to be the ALUT [24] counts according to the official guideline

in [25]. The ALUT counts can be obtained from the ALM [24] counts considering the number of the ALUTs in each ALM in the target devices.

<sup>e</sup> This result corresponds to the BRAM instances for implementing AM, WM, BM, and IM, which are associated directly with AERO.

<sup>f</sup> The result inside the parentheses has been calculated with the power consumption of AERO itself while the outside one with the total thermal power consumption of the FPGA device.

### 303 5. Conclusion

This study has presented the design and implementation of a resource-efficient 304 reconfigurable RNN inference processor. The proposed processor, named AERO, is an 305 instruction-set processor whose ISA has been designed to process the common primitive 306 vector operations in the dataflows of the RNN models of various types, achieving the 307 programmability for them. AERO utilizes the versatile VPU to perform every vector 308 operation efficiently. To reduce the resource usage, the multipliers in VPU have been 309 designed to perform the approximate computations and the number of the tables in 310 ACU has been reduced by exploiting the mathematical relation between the activation 311 functions. The functionality of AERO has been successfully verified for the inference 312 tasks based on several different RNN models under a prototype system developed 313 using a resource-limited FPGA. The resource efficiency of AERO is as high as 1.28 314 MOP/s/LUT. 315

Author Contributions: Conceptualization, Jinwon Kim and Tae-Hwan Kim; Data curation, Jinwon
Kim and Jiho Kim; Formal analysis, Jinwon Kim and Tae-Hwan Kim; Funding acquisition, TaeHwan Kim; Investigation, Jinwon Kim and Jiho Kim; Methodology, Tae-Hwan Kim; Project
administration, Tae-Hwan Kim; Software, Jinwon Kim and Jiho Kim; Supervision, Tae-Hwan Kim;
Validation, Jinwon Kim and Jiho Kim; Visualization, Jinwon Kim and Jiho Kim; Writing – original
draft, Tae-Hwan Kim; Writing – review & editing, Jinwon Kim and Jiho Kim and Tae-Hwan Kim.

- **Funding:** This work was supported by Institute for Information & Communications Technology
- Promotion (IITP) grant funded by the Korea government (MSIT) [2017-0-00528, The Basic Research
- Lab for Intelligent Semiconductor Working for the Multi-Band Smart Radar] and the GRRC
- program of Gyeonggi province [2017-B02, Study on 3D Point Cloud Processing and Application
- <sup>326</sup> Technology]. The EDA tools were supported by IDEC, Korea.
- Conflicts of Interest: The authors declare no conflict of interest. The funders had no role in the
   design of the study; in the collection, analyses, or interpretation of data; in the writing of the
- 329 manuscript, or in the decision to publish the results.

# References

- 1. Abiodun, O.I.; Jantan, A.; Omolara, A.E.; Dada, K.V.; Mohamed, N.A.; Arshad, H. State-of-the-art in artificial neural network applications: A survey. *Heliyon* **2018**, *4*, e00938.
- Athiwaratkun, B.; Stokes, J.W. Malware classification with LSTM and GRU language models and a character-level CNN. Proc. IEEE Int'l Conf. Acoustics, Speech & Signal Processing. IEEE, 2017, pp. 2482–2486.
- Jurgovsky, J.; Granitzer, M.; Ziegler, K.; Calabretto, S.; Portier, P.E.; He-Guelton, L.; Caelen, O. Sequence classification for credit-card fraud detection. *Expert Systems with Applications* 2018, 100, 234–245.
- 4. Graves, A.; Liwicki, M.; Fernández, S.; Bertolami, R.; Bunke, H.; Schmidhuber, J. A novel connectionist system for unconstrained handwriting recognition. *IEEE Trans. Pattern Analysis & Machine Intelligence* **2008**, *31*, 855–868.
- 5. Stepp, H.; Jurgen, S. Long short-term memory. *Neural Computation* **1997**, *9*, 1735–1780.
- Han, S.; Kang, J.; Mao, H.; Hu, Y.; Li, X.; Li, Y.; Xie, D.; Luo, H.; Yao, S.; Wang, Y.; others. ESE: Efficient speech recognition engine with sparse LSTM on FPGA. ACM/SIGDA Int'l Symp. Field-Programmable Gate Arrays. ACM, 2017, pp. 75–84.
- Azari, E.; Vrudhula, S. An Energy-Efficient Reconfigurable LSTM Accelerator for Natural Language Processing. Proc. IEEE Int'l Conf. Big Data. IEEE, 2019, pp. 4450–4459.
- 8. Chang, A.X.M.; Martini, B.; Culurciello, E. Recurrent neural networks hardware implementation on FPGA. *arXiv preprint arXiv:1511.05552* **2015**.
- 9. Guan, Y.; Yuan, Z.; Sun, G.; Cong, J. FPGA-based accelerator for long short-term memory recurrent neural networks. Proc. Asia & South Pacific Design Automation Conf. IEEE, 2017, pp. 629–634.
- Wang, S.; Li, Z.; Ding, C.; Yuan, B.; Qiu, Q.; Wang, Y.; Liang, Y. C-LSTM: Enabling efficient LSTM using structured compression techniques on FPGAs. ACM/SIGDA Int'l Symp. Field-Programmable Gate Arrays. ACM, 2018, pp. 11–20.
- Cao, S.; Zhang, C.; Yao, Z.; Xiao, W.; Nie, L.; Zhan, D.; Liu, Y.; Wu, M.; Zhang, L. Efficient and effective sparse LSTM on FPGA with bank-balanced sparsity. ACM/SIGDA Int'l Symp. Field-Programmable Gate Arrays. ACM, 2019, pp. 63–72.
- 12. Cho, K.; Van Merriënboer, B.; Gulcehre, C.; Bahdanau, D.; Bougares, F.; Schwenk, H.; Bengio, Y. Learning phrase representations using RNN encoder-decoder for statistical machine translation. *arXiv preprint arXiv:1406.1078* **2014**.
- 13. Nurvitadhi, E.; Sim, J.; Sheffield, D.; Mishra, A.; Krishnan, S.; Marr, D. Accelerating recurrent neural networks in analytics servers: Comparison of FPGA, CPU, GPU, and ASIC. Int'l Conf. Field-Programmable Logic & Applications. IEEE, 2016, pp. 1–4.

- Chen, C.; Ding, H.; Peng, H.; Zhu, H.; Ma, R.; Zhang, P.; Yan, X.; Wang, Y.; Wang, M.; Min, H.; others. OCEAN: An on-chip incremental-learning enhanced processor with gated recurrent neural network accelerators. Proc. European Solid State Circuits Conf. IEEE, 2017, pp. 259–262.
- 15. Li, S.; Wu, C.; Li, H.; Li, B.; Wang, Y.; Qiu, Q. FPGA acceleration of recurrent neural network based language model. IEEE Int'l Symp. Field-Programmable Custom Computing Machines. IEEE, 2015, pp. 111–118.
- 16. Li, Z.; Ding, C.; Wang, S.; Wen, W.; Zhuo, Y.; Liu, C.; Qiu, Q.; Xu, W.; Lin, X.; Qian, X.; others. E-RNN: Design optimization for efficient recurrent neural networks in FPGAs. IEEE Int'l Symp. High Performance Computer Architecture. IEEE, 2019, pp. 69–80.
- 17. Gao, C.; Rios-Navarro, A.; Chen, X.; Liu, S.C.; Delbruck, T. EdgeDRNN: Recurrent Neural Network Accelerator for Edge Inference. *IEEE Jrnl. Emerging & Selected Topics in Circuits & Systems* **2020**, *10*, 419–432.
- 18. Zeng, S.; Guo, K.; Fang, S.; Kang, J.; Xie, D.; Shan, Y.; Wang, Y.; Yang, H. An efficient reconfigurable framework for general purpose CNN-RNN models on FPGAs. Proc. IEEE Int'l Conf. Digital Signal Processing. IEEE, 2018, pp. 1–5.
- 19. Elman, J.L. Finding structure in time. *Cognitive Science* **1990**, *14*, 179–211.
- 20. Le, Q.V.; Jaitly, N.; Hinton, G.E. A simple way to initialize recurrent networks of rectified linear units. *arXiv preprint arXiv:*1504.00941 **2015**.
- 21. Gers, F.A.; Schraudolph, N.N.; Schmidhuber, J. Learning precise timing with LSTM recurrent networks. *Jrnl. Machine Learning Research* 2002, *3*, 115–143.
- 22. Schuster, M.; Paliwal, K.K. Bidirectional recurrent neural networks. *IEEE Trans. Signal Processing* 1997, 45, 2673–2681.
- 23. Kadetotad, D.; Berisha, V.; Chakrabarti, C.; Seo, J.S. A 8.93-TOPS/W LSTM recurrent neural network accelerator featuring hierarchical coarse-grain sparsity with all parameters stored on-chip. Proc. European Solid State Circuits Conf. IEEE, 2019, pp. 119–122.
- 24. Intel, San Jose, CA, U.S. Stratix V Device Handbook; Vol. 1: Device Interfaces and Integration, 2020.
- 25. Xilinx, San Jose, CA, U.S. Xilinx Design Flow for Intel FPGA SoC Users, 2018.
- 26. Marcus, M.; Santorini, B.; Marcinkiewicz, M.A. Building a large annotated corpus of English: The Penn Treebank. *Computational Linguistics* **1993**, *19*, 313–330.
- Kim, T.H.; Shin, J. A Resource-Efficient Inference Accelerator for Binary Convolutional Neural Networks. IEEE Trans. Circuits & Systems II: Express Briefs 2020, 68, 451–455.